IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

Volume 2, Issue 1, December 2022

Design of High Performance 2-4 Mixed Logic Line Decoders

Smita Kumari¹ and Mr. Sandeep Kumar Dinkar²

PG Student, Laxmi Devi Institute of Engineering and Technology, Alwar, Rajasthan, India¹ Assistant Professor, Laxmi Devi Institute of Engineering and Technology, Alwar, Rajasthan, India² smitakumari25@gmail.com and sandinkar@gmail.com

Abstract: This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic; pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2–4 decoders a 14 transistor topology aiming on minimizing transistor count and power dissipation and a 15transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Furthermore, four new 4–16 decoders are designed by using mixed-logic2–4 pre decoders combined with standard CMOS post decoder. All proposed decoders have full-swinging capability and reduced transistor count compared to their conventional CMOS counterparts. Finally, a variety of comparative spice simulation sat 32 nm shows that the proposed circuits present a significant improvement in power and delay, outperforming CMOS in almost all cases.

Keywords: Low Power, 2-4 Mixed Logic, Line Decoders, CMOS, Transistor Topology.

REFERENCES

- [1]. M Madhusudhan Reddy, Krishna Veni Challa, B Srinivasa Raja, "An Energy Efficient Static Address Decoder for High-Speed Memory Applications", 2022 7th International Conference on Communication and Electronics Systems (ICCES), pp.50-53, 2022.
- [2]. Alok Kumar Mishra, Shubham Sinha, D.D.V Subbarao, D. Vaithiyanathan, Baljit Kaur, "Study and Implementation of Low Power Decoder using DVL and TGL Logic", 2021 IEEE Madras Section Conference (MASCON), pp.1-6, 2021.
- [3]. Aarchi Jain, Anshuman Singh, Smita Singhal, Aditya Mudgal, Anu Mehra, "A Novel Power Efficient 2:4 Decoder at 16nm", 2021 International Conference on Computer Communication and Informatics (ICCCI), pp.1-4, 2021.
- [4].] Anuradha C. Ranasinghe, Sabih H. Gerez, "MEPNTC: A Standard-Cell Library Design Scheme Extending the Minimum-Energy-Point Operation of Near-\$V_{th}\$ Computing", 2020 IEEE 38th International Conference on Computer Design (ICCD), pp.96-104, 2020.
- [5]. Vazgen Sh Melikyan, Kamo O. Petrosyan, Artur Kh. Mkhitaryan, Hayk V. Margaryan, "The Method Of Low Power, High Performance And Area Efficient Address Decoder Design For SRAM", 2020 IEEE 40th International Conference on Electronics and Nanotechnology (ELNANO), pp.276-279, 2020.
- [6]. Rohit Kumar Arya, Sonali Agrawal, "Design of Efficient 2–4 Modified Mixed Logic Design Decoder", 2019 International Conference on Communication and Electronics Systems (ICCES), pp.29-34, 2019.
- [7]. N S Sumana, B Sahana, Abhay A Deshapande, "Design and Implementation of Low Power High Performance Mixed Logic Line Decoders", 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), pp.529-534, 2019.
- [8]. Ayushee Sharma, "Optimizing Power and Improving Performance of 4-16 Hybrid-Logic Line Decoder using Power Gating Technique", 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), pp.510-513, 2019.
- [9]. B. Jeevan, K. Sivani, "A Review on different Logic Styles to design High Performance VLSI Decoders", 2018 International Conference on Networking, Embedded and Wireless Systems (ICNEWS), pp.1-6, 2018.

DOI: 10.48175/568

IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

Volume 2, Issue 1, December 2022

- [10]. Chaitanya Kommu, A. Daisy Rani, "A New High-Performance 4-Bit Code Converter and Parity Checker Using Mixed Logic Design", Journal of Circuits, Systems and Computers, vol.31, no.05, 2022.
- [11]. Venkata Krishna Odugu, Venkata Narasimhulu C, Satya Prasad K, "An efficient VLSI architecture of 2-D finite impulse response filter using enhanced approximate compressor circuits", International Journal of Circuit Theory and Applications, vol.49, no.11, pp.3653, 2021.
- [12]. N. H. E. Weste and D. M. Harris, CMOS VLSI Design, a Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2011.
- [13]. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus passtransistor logic," IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.
- [14]. K. Yano et al., "A 3.8-ns CMOS 16 × 16-b multiplier using complementary passtransistor logic," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388–393, Apr. 1990.
- [15]. M. Suzuki et al., "A 1.5 ns 32b CMOS ALU in double pass-transistor logic," in Proc. IEEE Int. Solid-State Circuits Conf., 1993, pp. 90–91.
- [16]. X. Wu, "Theory of transmission switches and its application to design of CMOS digital circuits," Int. J. Circuit Theory Appl., vol. 20, no. 4, pp. 349–356, 1992.
- [17]. V.G. Oklobdzija and B. Duchene, "Pass-transistor dual value logic for low-power CMOS," in Proc. Int. Symp. VLSI Technol., 1995, pp. 341–344.
- [18]. M. A. Turi and J. G. Delgado-Frias, "Decreasing energy consumption in address decoders by means of selective precharge schemes," Microelectron.J., vol. 40, no. 11, pp. 1590–1600, 2009.
- [19]. V. Bhatnagar, A. Chandani, and S. Pandey, "Optimization of row decoder for 128× 128 6T SRAMs," in Proc. IEEE Int. Conf. VLSI-SATA, 2015, pp. 1–4.
- [20]. A. K. Mishra, D. P. Acharya, and P. K. Patra, "Novel design technique of address decoder for SRAM," Proc. IEEE ICACCCT, 2014, pp. 1032–1035.
- [21]. D. Markovic, B. Nikoli 'c, and V. G. Oklobdžija, "A general method in syn- 'thesis of pass-transistor circuits," Microelectron. J., vol. 31, pp. 991–998, 2000.

DOI: 10.48175/568