

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

Volume 2, Issue 8, May 2022

Review on Compensating Voltage Sag in Single Phase and Three Phase Lines Using Fault Current Limiter

Akash Waghade¹, Tushar Shende², Rohit Dongre³, Sonu Borkar⁴, Nikhil Upadhye⁵ Students, Department of Electrical Engineering^{1,2,3,4} Assistant Professor, Department of Electrical Engineering⁵

Nagpur Institute of Technology, Nagpur, Maharashtra, India

Abstract: A high potential fault current levels in power grid is not a new approach, and should eventually exceed, the limitation of short-circuit-current would be existed protection devices. Different to pricey system upgrades of protection devices, Fault Current Limiters (FCL's) gives an additional cost efficient solutions to forestall recent protection devices and different instrumentality on the system from being broken by excessive fault currents. Evaluation of short circuit faults may usually the origin of voltage sags at a purpose of common coupling point (PCC) during a power network, the extent of the voltage sag is proportional to the short current level, reducing the fault current level at intervals the networks will scale back voltage sags throughout faults and defend sensitive loads that are interfaced to a similar PCC. The planned structure prevents voltage sag and counter balance the phase-angle of the PCC once fault prevalence. As a result, different feeders which are interlinked to the sub-station PCC can have attentive power quality. During this paper a high performance 3-phase fault current electrical model is planned. A Matlab/Simulink model is developed and simulation results are conferred.

Keywords: Fault current limiter (FCL), point of common coupling (PCC), power quality (PQ), semiconductor switch

REFERENCES

- [1]. Hye-Rim Kim, Seong-Eun Yang, Seung-Duck Yu, Heesun Kim, WooSeok Kim, Kijun Park, Ok-Bae Hyun,Byeong-Mo Yang, Jungwook Sim, and Young-Geun Kim, "Installation and Testing of SFCLs," IEEE Trans. Appl. Supercond, vol. 22, no. 3, June 2012.
- [2]. M. Firouzi, G.B.Gharehpetian, and M. Pishvaie, "Proposed New Structure for Fault Current Limiting and Power Quality Improving Functions," International Conference on Renewable Energies and Power Quality (ICREPQ'10) Granada(Spain), 23rd to 25th March, 2010.
- [3]. N. Ertugrul, A. M. Gargoom, and W. L. Soong, "Automatic classification and characterization of power quality events," IEEE Trans. Power Del., vol. 23, no. 4, pp. 2417---2425, Oct. 2008.
- [4]. Steven M. Blair, Campbell D. Booth, Nand K. Singh, and Graeme M. Burt, "Analysis of Energy Dissipation in Resistive Superconducting Fault-Current Limiters for Optimal Power System Performance," IEEE Trans. Appl. Supercond, vol. 21, no. 4, August 2011.
- [5]. M. Brenna, R. Faranda, and E. Tironi, "A new proposal for power quality and custom power improvement: Open UPQC," IEEE Trans. Power Del., vol. 24, no. 4, pp. 2107---2116, Oct. 2009.
- [6]. W. M. Fei, Y. Zhang, and Z. Lü, 'Novel bridge-type FCL based on self turnoff devices for three-phase power systems,'' IEEE Trans. Power Del., vol. 23, no. 4, pp. 2068---2078, Oct. 2008.
- [7]. E. Babaei, M. F. Kangarlu, and M. Sabahi, "Mitigation of voltage disturbances using dynamic voltage restorer based on direct converters," IEEE Trans. Power Del., vol. 25, no. 4, pp. 2676---2683, Oct. 2010.
- [8]. M. Moradlou and H. R. Karshenas, "Design strategy for optimum ratingselection of interline DVR," IEEE Trans. Power Del., vol. 26, no. 1, pp. 242---249, Jan. 2011.
- [9]. S. Quaia and F. Tosato, "Reducing voltage sags through fault current limitation," IEEE Trans. Power Del., vol. 16, no. 1, pp. 12---17, Jan. 2001.
- [10]. L. Chen, Y. Tang, Z. Li, L. Ren, J. Shi, and S. Cheng, "Current limiting characteristics of a novel flux-coupling type superconducting fault current limiter," IEEE Trans. Appl. Supercond., vol. 20, no. 3, pp. 1143---1146, Jun. 2010.

Copyright to IJARSCT www.ijarsct.co.in