IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

An Analysis of Low-Power Design Strategies in Embedded Systems

Chittaranjan Pramod Mahajan[1] and Dr. Shard Sandesh Kande[2]
Research Scholar, Department of Electronics and Telecommunication[1]
Research Guide, Department of Electronics and Telecommunication[2]
Sunrise University, Alwar, Rajasthan, India

Abstract: *Every electrical device nowadays uses integrated CPUs. Power management is one of the biggest design problems in contemporary electronics. All power management strategies aim to maximize system performance within the power budget. High-end embedded processors have made mobile devices nearly as numerous as the world population. However, these advances have made power tracking these devices harder. Embedded system designers developed many power management solutions. Besides analyzing several research works on power management methodologies for embedded systems, this review article underlines the necessity for power management. This study aims to help academics and embedded system developers understand power management techniques and build more power-aware design strategies for future embedded systems.*

Keywords: Power Gating, Low-Power Design, Battery Management

DOI: 10.48175/568